Difference Between Reg And Integer In Verilog